

FIG. 1
PRIOR ART




FIG. 2
PRIOR ART





FIG. 3



001260" 95493960

4/8

FIG. 4

	31	28 27	24 23	20 19	16 15	0
add dst, src1, src2	dst	src1	src2	0000	0000	0000
load dst, (src1)	dst	src1	0000	0001	0000	0000
store (src1), src2	0000	src1	src2	0010	0000	0000
jump src1	0000	src1	0000	0011	0000	0000
ext dst, src1, src2, code16	dst	src1	src2	0100	code16	

00T260" 95499960

5/8


FIG. 5

INPUTTED INSTRUCTION	OUTPUT					
	ALU CONTROL	dst NUMBER	dst VALID	FLUSH	ext VALID	CODE16
bit 19~16						
add 0000	01(add)	bit31~28	1	0	0	bit15~0
load 0001	00(nop)	bit31~28	1	0	0	bit15~0
store 0010	00(nop)	bit31~28	0	0	0	bit15~0
jump 0011	00(nop)	bit31~28	0	1	0	bit15~0
ext 0100	10(ext)	bit31~28	1	0	1	bit15~0

00T260" 95499960

FIG. 6

ALU CONTROL INPUT	ALU OUTPUT
00 (nop)	SOURCE(1) REGISTER
01 (add)	SOURCE(1) REGISTER + SOURCE(2) REGISTER
10 (ext)	INPUT FROM EXTENDED ARITHMETIC UNIT



8/8

